**GPC\_4T:  
Development & Methodologies**

Development Environment and Methodologies used during gpc\_4t solution

Adi Levy ([adi.levy@campus.technion.ac.il](mailto:adi.levy@campus.technion.ac.il))

Saar Kadosh ([skadosh@campus.technion.ac.il](mailto:skadosh@campus.technion.ac.il))

Contents

[1 Git & GitHub 3](#_Toc91978753)

[1.1 Git 3](#_Toc91978754)

[1.2 GitHub 3](#_Toc91978755)

[2 LOTR Repository structure 3](#_Toc91978756)

[3 RISC-V GNU Compiler Toolchain 5](#_Toc91978757)

[3.1 WSL 5](#_Toc91978758)

[3.2 GCC 5](#_Toc91978759)

[4 System Verilog 7](#_Toc91978760)

[4.1 Project Coding Style 7](#_Toc91978761)

[5 ModelSim 9](#_Toc91978762)

[6 PowerShell & Bash 10](#_Toc91978763)

Revision History

|  |  |  |  |
| --- | --- | --- | --- |
| Rev. No. | Who | Description | Rev. Date |
| 0.1 | Adi Levy | Initial GPC\_4T Dev & Methodologies | 06 November 2021 |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

Figures

[Figure 1 - github logo 3](#_Toc91512039)

[Figure 2 - LOTR repository on GitHub 3](#_Toc91512040)

[Figure 3 - Project tasks as showen on GitHub 4](#_Toc91512041)

[Figure 4 - Questions & Discussions on GitHub repository 4](#_Toc91512042)

[Figure 5 - Project's wiki on GitHub 4](#_Toc91512043)

[Figure 6 - Toolchain compiling example 5](#_Toc91512044)

[Figure 7 - WSL Ubunto Shell 6](#_Toc91512045)

[Figure 8 - ToolChain commands 6](#_Toc91512046)

[Figure 9 - Created files from alive.c 6](#_Toc91512047)

[Figure 10 - System Verilog code example 7](#_Toc91512048)

[Figure 11 - lotr defines examples 7](#_Toc91512049)

[Figure 12 – Double-humped Bactrian camel 8](#_Toc91512050)

[Figure 13 - RV32I commands op code parameters from lotr.pkg 8](#_Toc91512051)

[Figure 14 – Cycle suffix 8](#_Toc91512052)

[Figure 15- ModelSim Waveform simulation of GPC\_4T core 9](#_Toc91512053)

[Figure 16 - Windows PowerShell 10](https://technionmail-my.sharepoint.com/personal/adi_levy_campus_technion_ac_il/Documents/GPC_4T%20Development%20&%20Methodologies.docx#_Toc91512054)

# Git & GitHub

## Git

Git is a well-known software for tracking changes in any set of files. we used git to clone our project files to our personal computers , work on them simultaneously and then upload them to our common cloud stored in github.com. Git also used us for solving "merge conflicts" and track changes.

## GitHub

GitHub is a free provider of Internet hosting for software development and version control using Git.  
We used GitHub to store our "repository" which include all the project files, in addition to the parallel Ring Controller project files and the LOTR files developed by our advisor Amichai.



Figure 1 - github logo

# LOTR Repository structure

The repository was maintained mostly by Amichai and he is the biggest contributor to the hub.  
In addition to storing our files and tracking old version using git, the GitHub also include many aspects:

* Code & Code Review : each contributor can upload his code and receive code review before the new uploaded code is merged with the complete repository code .  
  תמונה שמכילה טקסט

  התיאור נוצר באופן אוטומטי

Figure 2 - LOTR complete repository code, including GPC\_4T code as seen on GitHub

* Task Management : used by "issues" tab on git lab. Each meeting with the advisor we assign tasks between us and detailed about the task in its page.  
    
  תמונה שמכילה טקסט

  התיאור נוצר באופן אוטומטי

Figure 3 - Project tasks as showen on GitHub

* Discussions and Questions : every time we encountered a problem in our work , we wrote about it in the Discussions tab. one of the many contributors to one of the projects can answer if knows.  
  תמונה שמכילה טקסט

  התיאור נוצר באופן אוטומטי

Figure 4 - Questions & Discussions on GitHub repository


* Wikia : An edit free wiki pages were maintained by the GitHub contributors. The idea was to create a data base of knowledge for each piece of the LOTR project, including the GPC\_4T.  
  Many of information and figures mentioned in this book was written by us in this wiki during the work on the project.

Figure 5 - Project's wiki on GitHub

# RISC-V GNU Compiler Toolchain

The Toolchain is a bundle of software tools cloned from "riscv-gnu-toolchain" Git repositories .It was use to create & verify assembly instructions against the open-source ISA specification for an RV32IM core.

A detailed installation guide can be found in this [link](https://github.com/johnwinans/riscv-toolchain-install-guide) on John Winans repository.

## WSL

The Toolchain installed on WSL environment , which is a windows subsystem that behaves much like a Linux kernel, on top of it can be installed real GNU/Linux distribution. In our case Ubuntu OS installed.  
There are alternatives by using RISC V compilers on Windows OS environment.

## GCC

In simplicity, the Toolchain contains several of special compilers based on the famous gcc compiler family and we use it to make from a ".c" file written in C language to a RISC-V Assembly Language file (.S) , and from that file, to a binary .sv file that will simulate the instruction memory GPC\_4T can read. The toolchain also generates these files as text files that the user can read.



Figure 6 - Toolchain compiling example : clockwise - C program converted to assembly converted to sv binary code

As seen as figure 3, the C program converted to RiscV assembly commands. the assembly code is longer than the C code. each assembly command is coded in a 32bit vector (or 8 hexadecimal digit vector in the text file). all vectors combined to form the simulation instruction memory (bottom image). The GPC\_4T decodes each vector as will described in upcoming sections.   
The SV text file will used as an instruction memory to the GPC\_4T in the simulations via "Back Door" technique will discussed in Validation section.

תמונה שמכילה טקסט

התיאור נוצר באופן אוטומטי

Figure 7 - WSL Ubunto Shell showing project files

after installing Toolchain on the WSL, we used the shell in order to run a series of commands to run the special Toolchain RiscV compilers & Linkers to get all necessary files from C file.

תמונה שמכילה טקסט

התיאור נוצר באופן אוטומטי

Figure 8 - ToolChain commands use example on alive.c

תמונה שמכילה טקסט, צג, צילום מסך, מסך

התיאור נוצר באופן אוטומטי

Figure 9 - Created files from alive.c after Figure FIXME commands

# System Verilog

System Verilog is a hardware description language(HDL) used to model, design, simulate, test and implement electronic systems. SV can used to describe hardware behavior so that it can be converted to digital blocks made up of combinational gates and sequential elements.  
the Gpc\_4T RTL(Register-Transfer Level) was written in System Verilog.


תמונה שמכילה טקסט

התיאור נוצר באופן אוטומטי

Figure 10 - System Verilog code example from GPC\_4T source code, showed on notepad++ text editor

## Project Coding Style

Thru the entire System Verilog programming of the RTL, we used a coding style that was coherence to the entire LOTR projects (GPC\_4T, RC and LOTR itself).

* **Macros**: On system Verilog, when you want do design a flip-flop it is known to use this convention:  
    
  In a file named lotr\_defines.sv we set our defines for flip-flops. For example to use the flip-flop on the convention above, we use the define :

`define LOTR\_EN\_RST\_MSFF(q,i,clk,en,rst)


thus every time we need to use this we write with this define  
  


Figure 11 - lotr defines examples

* **CamelCase** – we used CamelCase coding style convention to name the variables ,logic signals, wires, buffers etc. thru all of the RTL files. On this convention we name the variables like this: SomeNameOfTheLogic with no spaces with each word starts Sometimes a combination of CamelCase and snake\_case used when we felt some logic names belong to the same family, for example :  
  C2F\_RspValidQ502H   
  C2F\_RspOpcodeQ502H

C2F\_RspThreadIDQ502H

C2F\_RspDataQ502H




Figure 12 – Double-humped Bactrian camel

* **Lotr\_pkg** – all the LOTR project parameters were defined in a file named lotr\_pkg.sv.  
  Many parameters such as Op Codes, CR addresses, Memory sizes, offsets, MSB and LSB locations, region(core id) bits location, encoded region(I mem, d mem, cr mem) bits, structs(like core\_cr struct) and more were defined there and can be used on all RTL files.




Figure 13 - RV32I commands op code parameters from lotr.pkg

* **Cycle Suffix** – To make development easier, we labeled each signal name with a suffix implying the pipeline stage this signal is used, generated, or sampled. after the signal sampled in flops, its suffix increased by 1. Any signal can be used anywhere on the cycle but that is our convention. For example, AluOut**Q102H** is the ALU output signal on stage Q102H and when it used in stage Q103H it will be sampled on flop and will be named AluOut**Q103H**




Figure 14 - signals form Q102H stage, sampled before used in Q103H stage

# ModelSim

ModelSim is a multi-language environment for simulation of hardware description languages such as VHDL, Verilog and SystemC. Simulation is performed using the graphical user interface (GUI), or automatically using scripts. [Wikipedia]

We first exposed to ModelSim in Digital Systems Course when we used it to program and simulate logic gates.  
On the GPC\_4T project we used ModelSim in the Validation process to simulate the GPC\_4T core and the memories using the System Verilog RTL files. One the first steps of the project, we used the GUI form of ModelSim , especially in the Waveform GUI in order to debug and track signals ,but as the project progressed, we used automation scripting to simulate.




Figure 15- ModelSim Waveform simulation of GPC\_4T core

more details on the simulations on [Validation](#_Validation_Stages) chapter.

# PowerShell & Bash

Two famous automation work environments – Bash for Unix/Linux and PowerShell for Windows , used in the project to enhance the validation stage by scripting. Bash scripts used to enhance the Toolchain workflow and PowerShell used for ModelSim simulation workflow. More detailed information on the automation in the [Validation Plan](#_Validation_Enhancement) chapter.




Figure 16 - Windows PowerShell